

1 36491/PBH/B600 (BP 1093)

MULTI-TRACK INTEGRATED SPIRAL INDUCTOR

5 ABSTRACT OF THE DISCLOSURE

6 An integrated receiver with channel selection and image
7 rejection substantially implemented on a single CMOS integrated
8 circuit is described. A receiver front end provides programable
9 attenuation and a programable gain low noise amplifier. Frequency
10 conversion circuitry advantageously uses LC filters integrated
11 onto the substrate in conjunction with image reject mixers to
12 provide sufficient image frequency rejection. Filter tuning and
13 inductor Q compensation over temperature are performed on chip.
14 The filters utilize multi track spiral inductors with shields
15 to increase circuit Q. The filters are tuned using local
16 oscillators to tune a substitute filter, and frequency scaling
17 during filter component values to those of the filter being
18 tuned. In conjunction with filtering, frequency planning provides
19 additional image rejection. The advantageous choice of local
20 oscillator signal generation methods on chip is by PLL out of
21 band local oscillation and by direct synthesis for in band local
22 oscillator. The VCOs in the PLLs are centered using a control
23 circuit to center the tuning capacitance range. A differential
24 crystal oscillator is advantageously used as a frequency
25 reference. Differential signal transmission is advantageously
26 used throughout the receiver. ESD protection is provided by a pad
27 ring and ESD clamping structure that maintains signal integrity.
28 Also provided are shunts at each pin to discharge ESD build up.
29 The shunts utilize a gate boosting structure to provide
30 sufficient small signal RF performance, and minimal parasitic
31 loading.

PBH PAS228413.1--1/28/00 6:34 PM

35